MCUs and FPGAs - Revision history

Admin: /* Microcontroller Kits */

2025-09-08T17:34:03Z

Microcontroller Kits

← Older revision		Revision as of 17:34, 8 September 2025
Line 8:		Line 8:
	[[File:DuinoKitEducator.png\|thumb\|DuinoKit Educator]]		[[File:DuinoKitEducator.png\|thumb\|DuinoKit Educator]]
	[[File:DuinoKitiot.png\|thumb\|DuinoKit IoT]]		[[File:DuinoKitiot.png\|thumb\|DuinoKit IoT]]
	DuinoKit allows you to program with an Arduino ~~microprocessor~~.		DuinoKit is an integrated development boards that allows you to program with an Arduino Nano microcontroller. They include many actuators allowing you to learn and test software and see how they interact with various components.

	'''DuinoKit Educator'''<br>		'''DuinoKit Educator'''<br>

Admin at 17:32, 8 September 2025

2025-09-08T17:32:51Z

← Older revision		Revision as of 17:32, 8 September 2025
Line 1:		Line 1:
	We have several microcontroller units (MCU) and field programmable gate arrays (FPGA) for students to use.		We have several microcontroller units (MCU) and field programmable gate arrays (FPGA) for students to use.

			A microcontroller (MC, uC, or μC) or microcontroller unit (MCU) is a small computer on a single integrated circuit. A microcontroller contains one or more CPUs (processor cores) along with memory and programmable input/output peripherals. Program memory in the form of NOR flash, OTP ROM, or ferroelectric RAM is also often included on the chip, as well as a small amount of RAM. Microcontrollers are designed for embedded applications, in contrast to the microprocessors used in personal computers or other general-purpose applications consisting of various discrete chips.

		⚫	A field-programmable gate array (FPGA) is a configurable integrated circuit that can be programmed using an HDL (Hardware Description Language). FPGAs are a subset of logic devices referred to as programmable logic devices (PLDs). They consist of a grid-connected array of programmable logic blocks that can be configured "in the field" to interconnect with other logic blocks to perform various digital functions. The logic blocks of an FPGA can be configured to perform complex combinational functions, or act as simple logic gates like AND and XOR. In most FPGAs, logic blocks also include memory elements, which may be simple flip-flops or more sophisticated blocks of memory.[1] Many FPGAs can be reprogrammed to implement different logic functions, allowing flexible reconfigurable computing as performed in computer software.

	= Microcontroller Kits =		= Microcontroller Kits =
Line 53:		Line 57:
	= FPGAs =		= FPGAs =
	[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]		[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]
⚫	A field-programmable gate array (FPGA) is a configurable integrated circuit that can be programmed using an HDL (Hardware Description Language). FPGAs are a subset of logic devices referred to as programmable logic devices (PLDs). They consist of a grid-connected array of programmable logic blocks that can be configured "in the field" to interconnect with other logic blocks to perform various digital functions.

	'''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA. The form factor of the board and the use of 5-volt tolerant IO pins make this board the preferred choice for FPGA development in the internship program. Dependency on proprietary Xilinx tools such as Vivado hamper its use but we are currently looking into using open source toolchains such as those implemented in the Alchitry Labs software.		'''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA. The form factor of the board and the use of 5-volt tolerant IO pins make this board the preferred choice for FPGA development in the internship program. Dependency on proprietary Xilinx tools such as Vivado hamper its use but we are currently looking into using open source toolchains such as those implemented in the Alchitry Labs software.

Admin: /* FPGAs */

2025-09-08T17:29:45Z

FPGAs

← Older revision		Revision as of 17:29, 8 September 2025
Line 96:		Line 96:
	Peripherals		Peripherals
	Like all Alchitry boards, you get exactly what you need built into the board without all the extra fluff. The Cu has a 8 general use LEDs and a button typically used as a reset. It also has a 100MHz oscillator for clocking your designs. The FPGA is capable of synthesizing new frequencies from this if you need to clock your design faster or slower.		Like all Alchitry boards, you get exactly what you need built into the board without all the extra fluff. The Cu has a 8 general use LEDs and a button typically used as a reset. It also has a 100MHz oscillator for clocking your designs. The FPGA is capable of synthesizing new frequencies from this if you need to clock your design faster or slower.

			''This device has been discontinued by the manufacturer in favor of the Cu V2''


Line 133:		Line 135:
	** 1.8V @ 200mA (analog)		** 1.8V @ 200mA (analog)

			''This device has been discontinued by the manufacturer in favor of the Au V2''

	[[File:CmodA7.png\|thumb\|Digilent Cmod A7]]		[[File:CmodA7.png\|thumb\|Digilent Cmod A7]]

Admin: /* FPGAs */

2025-09-08T17:28:22Z

FPGAs

@@ Line 53: / Line 53: @@
 = FPGAs =
 [[File:mercury2.png|thumb|MicroNova Mercury 2]]
 '''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA. The form factor of the board and the use of 5-volt tolerant IO pins make this board the preferred choice for FPGA development in the internship program. Dependency on proprietary Xilinx tools such as Vivado hamper its use but we are currently looking into using open source toolchains such as those implemented in the Alchitry Labs software.
@@ Line 80: / Line 82: @@
 [[File:AlchitryCU.png|thumb|Alchitry Cu]]
 '''Alchitry Au''' is a development board based around the Xilinx Artix 7 FPGA.
 ''Features''
 * XC7A35T-2FTG256I FPGA (speed and temperature grade upgrade over Au V1)
@@ Line 120: / Line 136: @@
 [[File:CmodA7.png|thumb|Digilent Cmod A7]]
-'''Digilent Cmod A7''' is a development board based around the Xilinx Artix 7 FPGA.
+'''Digilent Cmod A7''' is a development board based around the Xilinx Artix 7 FPGA. The Cmod, or Carrier Module, family of products is designed to offer quick, simple, and flexible integration of an FPGA into circuit design, prototyping, and learning/hobby projects.
 [[File:mercury.png|thumb|MicroNova Mercury]]
 [[File:Mojo.png|thumb|Alchitry Mojo]]
 '''Alchitry Mojo''' is a development board based around the Xilinx Spartan 6 FPGA and the ATMega32U4 8-bit microcontroller. This device is the board used in the book "Learning FPGAs" by Justin Rajewski. It used by interns in the program to develop the IO devices for the calculator project.

Admin: /* FPGAs */

2025-09-08T17:04:59Z

FPGAs

← Older revision		Revision as of 17:04, 8 September 2025
Line 84:		Line 84:

	'''Alchitry Cu''' is a development board based around the Lattice iCE40 FPGA. It has 79 - 3.3V IO pins broken out across two headers		'''Alchitry Cu''' is a development board based around the Lattice iCE40 FPGA. It has 79 - 3.3V IO pins broken out across two headers

			'''Alchitry Au''' is a development board based around the Xilinx Artix 7 FPGA.
			''Features''
			* XC7A35T-2FTG256I FPGA (speed and temperature grade upgrade over Au V1)
			* 104 IO pins broken out across two headers
			** 20 are triple voltage (3.3V, 2.5V, or 1.8V) of which 18 are LVDS_25 capable
			** 44 pins are routed as 100 ohm differential pairs (includes 18 triple voltage pins)
			** Remaining IO routed as 50 ohm single ended (~90 ohm when used as diff pairs)
			** 2 1.35V pins on bank B
			** 8 pairs can be used as inputs to the XADC (0-1V input range)
			** Remaining IO is at 3.3V
			** All pairs can be used as LVDS_25 inputs except three pairs on bank B
			* Control Header
			** 8 IO pins also connected to on-board LEDs
			** 1 IO pin also connected to on-board reset button
			** JTAG
			** Analog voltages and dedicated XADC input (0-1V range)
			** Raw power input/3.3V regulated output
			* QWIIC connector (shares pins on bank B)
			* 100MHz oscillator
			* 8 general purpose LEDs
			* 1 button (typically used as reset)
			* 256MB DDR3L @ 800Mb/s (400MHz)
			* 32MBit Configuration FLASH
			* FT2232HQ USB -> JTAG and USB -> UART (12Mbaud max)
			* 5-12V input voltage on-board power supply
			** 3.3V @ 4A (IO)
			** 2.5V @ 500mA (triple voltage pins, derived from 3.3V)
			** 1V @ 4A (VCCINT)
			** 1.8V @ 1.2A (VCCAUX, triple voltage pins)
			** 1.35V @1.2A (DDR3L)
			** 1.8V @ 200mA (analog)


	[[File:CmodA7.png\|thumb\|Digilent Cmod A7]]		[[File:CmodA7.png\|thumb\|Digilent Cmod A7]]

Admin: /* FPGAs */

2025-09-08T17:01:31Z

FPGAs

← Older revision		Revision as of 17:01, 8 September 2025
Line 53:		Line 53:
	= FPGAs =		= FPGAs =
	[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]		[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]
	'''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA.		'''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA. The form factor of the board and the use of 5-volt tolerant IO pins make this board the preferred choice for FPGA development in the internship program. Dependency on proprietary Xilinx tools such as Vivado hamper its use but we are currently looking into using open source toolchains such as those implemented in the Alchitry Labs software.

	''Technical Specifications''		''Technical Specifications''

Admin: /* FPGAs */

2025-09-08T16:43:07Z

FPGAs

← Older revision		Revision as of 16:43, 8 September 2025
Line 54:		Line 54:
	[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]		[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]
	'''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA.		'''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA.

	Technical Specifications		''Technical Specifications''
	* Xilinx Artix-7 FPGA (XC7A35T or XC7A100T)		* Xilinx Artix-7 FPGA (XC7A35T or XC7A100T)
	*FTDI FT2232H 480Mbps USB 2.0 interface		*FTDI FT2232H 480Mbps USB 2.0 interface

Admin: /* FPGAs */

2025-09-08T16:42:33Z

FPGAs

@@ Line 52: / Line 52: @@
 = FPGAs =
 [[File:mercury2.png|thumb|MicroNova Mercury 2]]
 '''Micro-Nova Mercury 2''' is a development board based around the Xilinx Artix 7 FPGA.
@@ Line 100: / Line 77: @@
 ** Powered from Micro USB input or external 4.5 - 5.5V regulated power source
 ** On-board high-efficiency switching regulators for 3.3V, 1.8V and 1.0V rails

Admin at 16:40, 8 September 2025

2025-09-08T16:40:35Z

@@ Line 36: / Line 36: @@
 * HID support: Emulate human interface devices, such as keyboards or mice, over USB, opening up new possibilities for interacting with your computer.
 There are no more excuses to delay your exploration of IoT and MicroPython. The Nano ESP32 provides everything you need to start creating and discovering the endless possibilities.
 [[File:Teensy.jpg|thumb|Teensy 4.0]]
 = FPGAs =
 [[File:Mojo.png|thumb|Alchitry Mojo]]
 [[File:AlchitryCU.png|thumb|Alchitry Cu]]
 [[File:AlchitryAU.png|thumb|Alchitry Au]]
 [[File:CmodA7.png|thumb|Digilent Cmod A7]]
 [[File:mercury.png|thumb|MicroNova Mercury]]
 [[File:mercury2.png|thumb|MicroNova Mercury 2]]

Admin: /* FPGAs */

2025-09-08T16:05:16Z

FPGAs

← Older revision		Revision as of 16:05, 8 September 2025
Line 46:		Line 46:
	[[File:mercury.png\|thumb\|MicroNova Mercury]]		[[File:mercury.png\|thumb\|MicroNova Mercury]]
	[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]		[[File:mercury2.png\|thumb\|MicroNova Mercury 2]]
			A field-programmable gate array (FPGA) is a configurable integrated circuit that can be programmed using an HDL (Hardware Description Language). FPGAs are a subset of logic devices referred to as programmable logic devices (PLDs). They consist of a grid-connected array of programmable logic blocks that can be configured "in the field" to interconnect with other logic blocks to perform various digital functions.